FPGA tools
From Robin
(Det er installert nye versjoner av Xilinx verktøyene og robins hjemmeområde er flyttet. Det er også oppdaget en bug på windows versjonen dessverre. USIT, IFI drift og Robin ingeniør jobber med saken.) |
|||
Line 1: | Line 1: | ||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
= FPGA tools on Linux = | = FPGA tools on Linux = | ||
Line 59: | Line 36: | ||
Vcom (terminal only): | Vcom (terminal only): | ||
vcom | vcom | ||
+ | |||
+ | = FPGA tools on Windows = | ||
+ | Vivado 2016.4 is situated on /uio/kant/ifi-project06/robin/programs/vivado | ||
+ | it can be accessed from any Windows machine, but it does need to have | ||
+ | the LM_LICENSE_FILE environment variable set to 5370@lisens.ifi.uio.no | ||
+ | |||
+ | Vivado, ISE and Questa is currently installed locally on LISP (2428) and Questa is installed on SED (1454) and CHILL (3443). | ||
+ | Please notify the engineer in ROBIN if there are issues. | ||
+ | |||
+ | '''BUG''' | ||
+ | |||
+ | Due to technical issues, you will receive the following error when creating a new project in Questa on '''M:/''': | ||
+ | |||
+ | <pre style="color:#ff0000"> | ||
+ | # Project file M:/inf3430/my_first_project.mpf is not readable. | ||
+ | # Unable to open project. | ||
+ | </pre> | ||
+ | |||
+ | We are sorry to inform that there are no current solutions to this problem. However, we are working on a solution. You may use; | ||
+ | |||
+ | C:\users\<username> | ||
+ | |||
+ | for storing project files, but be ware that there is no backup and you need to move your files to M:\ before leaving the client. | ||
== Digilent Adept on Linux == | == Digilent Adept on Linux == | ||
Line 71: | Line 71: | ||
To enable autocompletion and history in XMD: | To enable autocompletion and history in XMD: | ||
rlwrap xmd | rlwrap xmd | ||
+ | |||
== License server == | == License server == |
Revision as of 10:33, 28 August 2018
Contents |
FPGA tools on Linux
First time initialization
cd nano .bashrc
Append the following lines to the end of the .bashrc file:
# Questa 10.6c export LM_LICENSE_FILE=5370@lisens.ifi.uio.no export PATH=$PATH:/projects/nanus/eda/Mentor/2017_2018/Questa/questasim/bin # Modelsim library export MODELSIM=/uio/kant/ifi-project06/robin/CADlib/modelsimCADLIB.ini # Vivado 16.4 64-bit version source /uio/kant/ifi-project06/robin/programs/Vivado/2016.4/settings64.sh export PATH=$PATH:/uio/kant/ifi-project06/robin/programs/Vivado/2016.4/bin
Launch
To be able to launch the applications, you need to source the .bashrc file:
source .bashrc
However, the .bashrc file is sourced every time you open a new terminal. So this is a first-time requirement only.
Questa with GUI:
vsim
Vivado with GUI:
vivado
Vlog (terminal only):
vlog
Vcom (terminal only):
vcom
FPGA tools on Windows
Vivado 2016.4 is situated on /uio/kant/ifi-project06/robin/programs/vivado it can be accessed from any Windows machine, but it does need to have the LM_LICENSE_FILE environment variable set to 5370@lisens.ifi.uio.no
Vivado, ISE and Questa is currently installed locally on LISP (2428) and Questa is installed on SED (1454) and CHILL (3443). Please notify the engineer in ROBIN if there are issues.
BUG
Due to technical issues, you will receive the following error when creating a new project in Questa on M:/:
# Project file M:/inf3430/my_first_project.mpf is not readable. # Unable to open project.
We are sorry to inform that there are no current solutions to this problem. However, we are working on a solution. You may use;
C:\users\<username>
for storing project files, but be ware that there is no backup and you need to move your files to M:\ before leaving the client.
Digilent Adept on Linux
Digilent Adept to program the Atlys board can be obtained from the Digilent website.
Note that some Xilinx scripts require GNU BASH. Ubuntu (and possibly others) come with DASH. Disable DASH by reconfiguring it:
sudo dpkg-reconfigure dash
Note that the tools available on Windows, such as Xilinx ISE/PlanAhead and Modelsim are not supported by drift on Linux.
To enable autocompletion and history in XMD:
rlwrap xmd
License server
Licenses can be checked out from lisens.ifi.uio.no:
export LM_LICENSE_FILE=5370@lisens.ifi.uio.no
On Windows:
setx LM_LICENSE_FILE 5370@lisens.ifi.uio.no
Robin Peripheral Repository
The ROBIN EDK repository is located at:
\\uio\kant\ifi-project06\robin\CADlib\spartan3EDK2012
It contains BSP for the Spartan3 Starter Board.
Set "Project Peripheral Reposotory Search Path" in XPS to enable it.
Academic Xilinx FPGA tools
Python interface to Xilinx/EDK MHS: https://github.com/EPiCS/reconos/tree/master/tools
XDL Format description: http://www.mn.uio.no/ifi/english/research/projects/cosrecos/publications/paper/recosoc11beckhoff.pdf
Bitstream Intepretation Library (Virtex5): https://github.com/florianbenz/bil
DeBit: http://code.google.com/p/debit/
GoAhead: http://www.mn.uio.no/ifi/english/research/projects/cosrecos/goahead/
Creating Hard Macros (guide): http://wiki.eng.iastate.edu/reconfigurable-computing-wiki/index.php/Creating_Hard_Macros
TORC: http://torc-isi.sourceforge.net/
ReconOS: https://github.com/EPiCS/reconos