From Robin

The rules noted here are guidelines that will help creating designs that are easy to verify, read and maintain

VHDL

Sequential logic

• Separate registers from combinational logic

FSM