VHDL:Programmeringstips

From Robin

Revision as of 18:16, 7 March 2007 by Hansbe (Talk | contribs)
(diff) ← Older revision | Current revision (diff) | Newer revision → (diff)
Jump to: navigation, search

Contents

VHDL Programmerings-tips

TableOfContents

Hvordan teste om alle bit i en std_logic_vector = '1'

{{{ if A = (A'range => '1') then

  ...

else

  ...

end if; }}}

Hvordan sette alle bit i en std_logic_vector like

{{{ A <= (others => '1');

A_2D <= (others=>(others => '1')); --hvis todimensjonalt array }}}

Hvordan vente på en verdi som skal være stabil en periode

{{{ wait until (CLK='1' and CLK'stable(2 ns)); }}}

Personal tools
Front page